gbdev/rgbds
1
0
Fork 0
mirror of https://github.com/gbdev/rgbds.git synced 2025-11-27 13:32:08 +00:00
Code Issues Packages Projects Releases Wiki Activity

Make grammar specifications yacc-compatible

Browse Source
This commit is contained in:
Anthony Bentley
2009-09-11 21:40:39 -06:00
parent 74eea59208
commit 50a8bbd414
2 changed files with 35 additions and 35 deletions
Download Patch File Download Diff File Expand all files Collapse all files

68
src/asm/gameboy/yaccprt4.y
View File

@@ -234,12 +234,12 @@ z80_ld : z80_ld_mem
z80_ld_hl : T_Z80_LD T_MODE_HL comma '[' T_MODE_SP const_8bit ']' z80_ld_hl : T_Z80_LD T_MODE_HL comma '[' T_MODE_SP const_8bit ']'
{ out_AbsByte(0xF8); out_RelByte(&$6); } { out_AbsByte(0xF8); out_RelByte(&$6); }
| T_Z80_LD T_MODE_HL comma const_16bit | T_Z80_LD T_MODE_HL comma const_16bit
{ out_AbsByte(0x01|(REG_HL<<4)); out_RelWord(&$4) } { out_AbsByte(0x01|(REG_HL<<4)); out_RelWord(&$4); }
; ;
z80_ld_sp : T_Z80_LD T_MODE_SP comma T_MODE_HL z80_ld_sp : T_Z80_LD T_MODE_SP comma T_MODE_HL
{ out_AbsByte(0xF9); } { out_AbsByte(0xF9); }
| T_Z80_LD T_MODE_SP comma const_16bit | T_Z80_LD T_MODE_SP comma const_16bit
{ out_AbsByte(0x01|(REG_SP<<4)); out_RelWord(&$4) } { out_AbsByte(0x01|(REG_SP<<4)); out_RelWord(&$4); }
; ;
z80_ld_mem : T_Z80_LD op_mem_ind comma T_MODE_SP z80_ld_mem : T_Z80_LD op_mem_ind comma T_MODE_SP
@@ -321,7 +321,7 @@ z80_ld_a : T_Z80_LD reg_r comma T_MODE_C_IND
; ;
z80_ld_ss : T_Z80_LD reg_ss comma const_16bit z80_ld_ss : T_Z80_LD reg_ss comma const_16bit
{ out_AbsByte(0x01|($2<<4)); out_RelWord(&$4) } { out_AbsByte(0x01|($2<<4)); out_RelWord(&$4); }
; ;
z80_nop : T_Z80_NOP z80_nop : T_Z80_NOP
@@ -443,56 +443,56 @@ z80_xor : T_Z80_XOR op_a_n { out_AbsByte(0xEE); out_RelByte(&$2); }
| T_Z80_XOR op_a_r { out_AbsByte(0xA8|$2); } | T_Z80_XOR op_a_r { out_AbsByte(0xA8|$2); }
; ;
op_mem_ind : '[' const_16bit ']' { $$ = $2 } op_mem_ind : '[' const_16bit ']' { $$ = $2; }
; ;
op_hl_ss : reg_ss { $$ = $1 } op_hl_ss : reg_ss { $$ = $1; }
| T_MODE_HL comma reg_ss { $$ = $3 } | T_MODE_HL comma reg_ss { $$ = $3; }
; ;
op_a_r : reg_r { $$ = $1 } op_a_r : reg_r { $$ = $1; }
| T_MODE_A comma reg_r { $$ = $3 } | T_MODE_A comma reg_r { $$ = $3; }
; ;
op_a_n : const_8bit { $$ = $1 } op_a_n : const_8bit { $$ = $1; }
| T_MODE_A comma const_8bit { $$ = $3 } | T_MODE_A comma const_8bit { $$ = $3; }
; ;
comma : ',' comma : ','
; ;
ccode : T_CC_NZ { $$ = CC_NZ } ccode : T_CC_NZ { $$ = CC_NZ; }
| T_CC_Z { $$ = CC_Z } | T_CC_Z { $$ = CC_Z; }
| T_CC_NC { $$ = CC_NC } | T_CC_NC { $$ = CC_NC; }
| T_MODE_C { $$ = CC_C } | T_MODE_C { $$ = CC_C; }
; ;
reg_r : T_MODE_B { $$ = REG_B } reg_r : T_MODE_B { $$ = REG_B; }
| T_MODE_C { $$ = REG_C } | T_MODE_C { $$ = REG_C; }
| T_MODE_D { $$ = REG_D } | T_MODE_D { $$ = REG_D; }
| T_MODE_E { $$ = REG_E } | T_MODE_E { $$ = REG_E; }
| T_MODE_H { $$ = REG_H } | T_MODE_H { $$ = REG_H; }
| T_MODE_L { $$ = REG_L } | T_MODE_L { $$ = REG_L; }
| T_MODE_HL_IND { $$ = REG_HL_IND } | T_MODE_HL_IND { $$ = REG_HL_IND; }
| T_MODE_A { $$ = REG_A } | T_MODE_A { $$ = REG_A; }
; ;
reg_tt : T_MODE_BC { $$ = REG_BC } reg_tt : T_MODE_BC { $$ = REG_BC; }
| T_MODE_DE { $$ = REG_DE } | T_MODE_DE { $$ = REG_DE; }
| T_MODE_HL { $$ = REG_HL } | T_MODE_HL { $$ = REG_HL; }
| T_MODE_AF { $$ = REG_AF } | T_MODE_AF { $$ = REG_AF; }
; ;
reg_ss : T_MODE_BC { $$ = REG_BC } reg_ss : T_MODE_BC { $$ = REG_BC; }
| T_MODE_DE { $$ = REG_DE } | T_MODE_DE { $$ = REG_DE; }
| T_MODE_HL { $$ = REG_HL } | T_MODE_HL { $$ = REG_HL; }
| T_MODE_SP { $$ = REG_SP } | T_MODE_SP { $$ = REG_SP; }
; ;
reg_rr : T_MODE_BC_IND { $$ = REG_BC_IND } reg_rr : T_MODE_BC_IND { $$ = REG_BC_IND; }
| T_MODE_DE_IND { $$ = REG_DE_IND } | T_MODE_DE_IND { $$ = REG_DE_IND; }
| T_MODE_HL_INDINC { $$ = REG_HL_INDINC } | T_MODE_HL_INDINC { $$ = REG_HL_INDINC; }
| T_MODE_HL_INDDEC { $$ = REG_HL_INDDEC } | T_MODE_HL_INDDEC { $$ = REG_HL_INDDEC; }
; ;
%% %%

2
src/asm/yaccprt3.y
View File

@@ -380,7 +380,7 @@ const_16bit : relocconst
{ {
yyerror( "Expression must be 16-bit" ); yyerror( "Expression must be 16-bit" );
} }
$$=$1 $$=$1;
} }
; ;