gbdev/rgbds
1
0
Fork 0
mirror of https://github.com/gbdev/rgbds.git synced 2025-11-20 18:22:07 +00:00
Code Issues Packages Projects Releases Wiki Activity

Merge pull request #383 from dbrotz/fix-380

Browse Source 
Change the precedence of == to match the documentation
This commit is contained in:
Eldred Habert
2019-08-29 17:14:05 +02:00
committed by GitHub
parent e33e6e2413 c2787a9ea9
commit 9738c88f95
4 changed files with 13 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
src/asm/asmy.y
View File

@@ -537,8 +537,8 @@ static void strsubUTF8(char *dest, const char *src, uint32_t pos, uint32_t len)
%token <tzString> T_STRING %token <tzString> T_STRING
%left <nConstValue> T_OP_LOGICNOT %left <nConstValue> T_OP_LOGICNOT
%left <nConstValue> T_OP_LOGICOR T_OP_LOGICAND T_OP_LOGICEQU %left <nConstValue> T_OP_LOGICOR T_OP_LOGICAND
%left <nConstValue> T_OP_LOGICGT T_OP_LOGICLT T_OP_LOGICGE T_OP_LOGICLE T_OP_LOGICNE %left <nConstValue> T_OP_LOGICGT T_OP_LOGICLT T_OP_LOGICGE T_OP_LOGICLE T_OP_LOGICNE T_OP_LOGICEQU
%left <nConstValue> T_OP_ADD T_OP_SUB %left <nConstValue> T_OP_ADD T_OP_SUB
%left <nConstValue> T_OP_OR T_OP_XOR T_OP_AND %left <nConstValue> T_OP_OR T_OP_XOR T_OP_AND
%left <nConstValue> T_OP_SHL T_OP_SHR %left <nConstValue> T_OP_SHL T_OP_SHR

7
test/asm/operator-precedence.asm Normal file
View File

@@ -0,0 +1,7 @@
print: MACRO
printv \1
printt "\n"
ENDM
print 1 == 1 || 1 == 2
print (1 == 1) || (1 == 2)

2
test/asm/operator-precedence.out Normal file
View File

@@ -0,0 +1,2 @@
$1
$1

2
test/asm/operator-precedence.out.pipe Normal file
View File

@@ -0,0 +1,2 @@
$1
$1