gbdev/rgbds
1
0
Fork 0
mirror of https://github.com/gbdev/rgbds.git synced 2025-11-20 18:22:07 +00:00
Code Issues Packages Projects Releases Wiki Activity

Fix clang-format of sectionTypeInfo array

Browse Source
This commit is contained in:
Rangi42
2025-01-27 18:20:13 -05:00
committed by Rangi
parent b8b60207f5
commit 9ebd2a7e8e
1 changed files with 44 additions and 42 deletions
Download Patch File Download Diff File Expand all files Collapse all files

86
src/linkdefs.cpp
View File

@@ -6,64 +6,66 @@ using namespace std::literals;
// The default values are the most lax, as they are used as-is by RGBASM; only RGBLINK has the full // The default values are the most lax, as they are used as-is by RGBASM; only RGBLINK has the full
// info, so RGBASM's job is only to catch unconditional errors earlier. // info, so RGBASM's job is only to catch unconditional errors earlier.
// clang-format off: nested initializers
SectionTypeInfo sectionTypeInfo[SECTTYPE_INVALID] = { SectionTypeInfo sectionTypeInfo[SECTTYPE_INVALID] = {
{ {
.name = "WRAM0"s, .name = "WRAM0"s,
.startAddr = 0xC000, .startAddr = 0xC000,
.size = 0x2000, // Patched to 0x1000 if !isWRAM0Mode .size = 0x2000, // Patched to 0x1000 if !isWRAM0Mode
.firstBank = 0, .firstBank = 0,
.lastBank = 0, .lastBank = 0,
}, },
{ {
.name = "VRAM"s, .name = "VRAM"s,
.startAddr = 0x8000, .startAddr = 0x8000,
.size = 0x2000, .size = 0x2000,
.firstBank = 0, .firstBank = 0,
.lastBank = 1, // Patched to 0 if isDmgMode .lastBank = 1, // Patched to 0 if isDmgMode
},
{
.name = "ROMX"s,
.startAddr = 0x4000,
.size = 0x4000,
.firstBank = 1,
.lastBank = 65535,
}, },
{ {
.name = "ROMX"s, .name = "ROM0"s,
.startAddr = 0x4000, .startAddr = 0x0000,
.size = 0x4000, .size = 0x8000, // Patched to 0x4000 if !is32kMode
.firstBank = 1, .firstBank = 0,
.lastBank = 65535, .lastBank = 0,
}, },
{ {
.name = "ROM0"s, .name = "HRAM"s,
.startAddr = 0x0000, .startAddr = 0xFF80,
.size = 0x8000, // Patched to 0x4000 if !is32kMode .size = 0x007F,
.firstBank = 0, .firstBank = 0,
.lastBank = 0, .lastBank = 0,
}, },
{ {
.name = "HRAM"s, .name = "WRAMX"s,
.startAddr = 0xFF80, .startAddr = 0xD000,
.size = 0x007F, .size = 0x1000,
.firstBank = 0, .firstBank = 1,
.lastBank = 0, .lastBank = 7,
}, },
{ {
.name = "WRAMX"s, .name = "SRAM"s,
.startAddr = 0xD000, .startAddr = 0xA000,
.size = 0x1000, .size = 0x2000,
.firstBank = 1, .firstBank = 0,
.lastBank = 7, .lastBank = 255,
}, },
{ {
.name = "SRAM"s, .name = "OAM"s,
.startAddr = 0xA000, .startAddr = 0xFE00,
.size = 0x2000, .size = 0x00A0,
.firstBank = 0, .firstBank = 0,
.lastBank = 255, .lastBank = 0,
},
{
.name = "OAM"s,
.startAddr = 0xFE00,
.size = 0x00A0,
.firstBank = 0,
.lastBank = 0,
}, },
}; };
// clang-format on
char const * const sectionModNames[] = { char const * const sectionModNames[] = {
"regular", // SECTION_NORMAL "regular", // SECTION_NORMAL