Files
rgbds/test/link
Rangi 5869e0dc60 Fix RGBLINK scrambling algorithm to work for SRAM
Since SRAM sections start from 0, we had been using a signed
`int8_t curScrambleSRAM` counter to allow 0 as a scrambled bank,
but this actually just placed all floating SRAM sections in bank 0.
2026-07-13 22:39:41 -04:00
..
2025-08-13 12:26:01 -04:00
2020-01-28 21:04:41 +01:00
2020-02-07 13:19:50 +01:00
2024-03-29 14:30:32 -04:00
2020-02-03 21:07:12 +01:00
2022-08-28 15:22:21 -04:00
2020-02-03 21:07:12 +01:00
2020-02-03 21:07:12 +01:00
2023-01-07 22:20:42 +01:00